Abstract-This paper proposes a single-phase power factor correction (PFC) rectifier to achieve high power factor, wide output voltage range, and ripple power decoupling without using electrolytic capacitors. It consists of two parts: PFC circuit and output voltage regulation circuit. The load side is involved in both parts, which is different from the regular two-stage conversion structure. The proposed rectifier can be directly applied to low voltage cases due to the wide output voltage range. And the decoupling capacitor voltage can be smaller than the peak grid voltage, which reduces the voltage stress. Besides, the low-frequency ripple power buffer is implemented without a dedicated power-buffering controller. This paper first introduces the circuit structure, operation principles, and control method. Then, the system design consideration is given. Finally, the effectiveness of the proposed topology is verified by the simulations and experimental results.
I. INTRODUCTION
T HE grid-connected current in single-phase power supplies is mandatory to be sinusoidal waveform and high power factor (PF) to achieve high conversion efficiency and meet harmonic standards such as IEC 61000-3-2 [1] . The simplest PF correction (PFC) converters are composed of a diode rectifier and a dc/dc circuit [2] , [3] , and used in various applications such as light-emitting diode (LED) drivers [4] , electric vehicle chargers [5] , and the electronic ballast [6] .
However, the inherent ripple power at twice the line frequency is injected into the load side when doing ac-dc power conversion, which causes a low-frequency output voltage ripple. That degrades the system performances, for example, generating low-frequency flicker of LED [4] , [7] , [8] and causing overheating of the battery [9] , [10] . Usually large electrolytic capacitors are used to restrict the ripple within allowable limit, which is simple and easy to implement. However, that is adverse to reliability and power density [11] , [12] . For example, the relative low lifetime of electrolytic capacitors (<20 000 h [13] ) cannot match with the long lifetime (80 000-100 000 h [14] ) of LED devices. Alternatively, active power decoupling method is an effective approach to cope with the low-frequency ripple power [15] - [17] . Its basic idea is to divert the low-frequency ripple power into a small capacitor, which allows a large voltage fluctuation, with employing the decoupling circuit. Therefore, the bulky electrolytic capacitor can be replaced with a small film or ceramic capacitor. Originally, the simple dc/dc circuit plays the role of the decoupling circuit. They are merged into the original converter in series [18] , [19] or parallel [20] - [22] . This kind of decoupling concept is easy to implement because the decoupling circuit and original circuit work independently. However, usually a lot of active and passive components are involved. To reduce cost and volume, the integrated decoupling circuit topologies, in which active switches and/or passive components are shared between the decoupling circuit and original circuit, seem more popular [23] - [29] .
Those two decoupling concepts are also applied for PFC rectifiers [30] - [36] . In [30] - [32] , a buck-boost dc/dc converter is paralleled with the load to buffer the low-frequency ripple power. Then, the flicker-free electrolytic capacitor-less LED driver is achieved. And in [32] the decoupling capacitor voltage also serves as a high-voltage dc bus of a rear inverter. By combining the three-terminal cell with a diode rectifier in different ways, two kinds of PFC rectifier with power decoupling capability are obtained [33] , [34] . The three-terminal cell consists of one capacitor, one diode, two switches, and an inductor. According to the location of the inductor, they can be respectively viewed as a buck rectifier [33] and a buck-boost rectifier [34] . In both of them, the PFC circuit and the decoupling circuit are merged, which improves the component usage and makes the converter compact and cost-effective. However, the decoupling capacitor voltage is high (greater than the peak grid voltage in [33] and greater than the sum of the peak grid voltage and output voltage in [34] ). Moreover, a relative large input filter may be required due to discontinuous current before the diode rectifier. In [30] - [34] , only one decoupling capacitor is used to buffer 0885-8993 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. the low-frequency ripple power. While in [35] and [36] , two decoupling capacitors are used and they also play the role of the output filter. In [35] , only the lower capacitor is involved to achieve PFC and the power can only be transferred from the lower capacitor to the upper one. So the ripple power cannot be decoupled completely and a 21.5% current ripple still exists. The proposed circuit in [36] is obtained by replacing the dc-link capacitor in the boost PFC rectifier with a symmetrical half-bridge circuit. As the power can flow between the two capacitors bidirectionally, the complete power decoupling is fulfilled. However, the proposed circuit is not suitable for low-voltage applications. One reason is the boost PFC rectifier can only output a high dc voltage. Another reason is the required decoupling capacitance is relatively large to guarantee the decoupling capacitor voltage is not beyond the dc voltage. To achieve wide output voltage and low decoupling capacitor voltage stress, a new type of PFC rectifier is proposed in this paper. It consists of a classic boost PFC circuit and an output voltage regulation circuit. As the decoupling capacitor is in series with the dc bus, the proposed circuit shows a series power buffer structure, like the topologies proposed in [33] and [34] . But the constraint on the decoupling capacitor voltage is weaker and the minimum decoupling capacitor voltage can be less than the peak grid voltage. In the adopted closed-control strategy, the output voltage is regulated by controlling the output voltage regulation circuit, and the PFC and the averaged decoupling capacitor voltage are in the charge of the PFC circuit. Besides, the PFC control and the output voltage regulation are independent. That control idea achieves a fast output voltage regulation as well as a high PF [37] . In addition, the low-frequency ripple power buffer is implemented without a dedicated power-buffering controller.
The rest of the paper is arranged as follows: Section II introduces the topology of the proposed converter. Section III presents the operation principles and the controller design. Section IV presents the design consideration. Simulations and experimental results are provided in Section V. Finally, Section VI presents the conclusion. is in series with the dc bus to buffer the low-frequency ripple power and C o is to filter high-frequency switching harmonics. S 1 and S 2 work without interference, and S 2 and S 3 work complementarily.
II. PROPOSED CIRCUIT AND OPERATION STATES
There are four switching states, as shown in Fig. 2 . And v r represents the rectified output voltage. When the switch S 1 is turned OFF (states 1 and 2), the current i r flows through the decoupling capacitor C d as well as the load. That means part of the energy in the grid is directly transferred to the load and the rest into C d . When the switch S 1 is turned ON (states 3 and 4), the current i r is bypassed, and the diode D 1 is reverse-biased to avoid the short circuit. As to the output voltage regulation circuit, when the switch S 2 is turned ON (states 1 and 3), the current i 1 flows through the decoupling capacitor C d . When switch S 2 is turned OFF (states 2 and 4), the current i 1 flows through the load. The whole circuit is something like a Sepic PFC circuit. The output voltage can be wide and its polarity is positive.
III. CIRCUIT ANALYSIS AND CONTROLLER DESIGN
This section introduces the circuit analysis and the controller design. Assumes that the converter operates in a continuous current mode in both input and output inductors, the grid voltage is pure sinusoidal, all the components are ideal and lossless, and the switching voltage ripples are negligible during the switching period T s .
A. Modeling and Analysis
According to Fig. 2 , the state-space average model is formulated as follows:
where d 1 and d 2 represent the duty cycles of switches S 1 and S 2 and
Assume that the steady-state rectified output voltage v r and the inductor current i r are
where V and I are the peak values of v r and i r ; and ω is the angular frequency of the grid voltage. According to (1) and (6), the steady-state expression for d 1
where sgn() is the sign function. Generally, the last term on the right side of (7) is so small that it can be ignored [32] , [38] . Then (7) is simplified to
Similarly, according to (3) the steady-state expression for d 2 is obtained as follows:
According to (8) and (9), the relation between v o and v r is expressed as
In theory d 2 /d 1 could be any positive value. Then, the converter has a wide output voltage range.
The power at the grid side P ac is given as
wherep is the ripple power and P o is the load power. Suppose that the ripple power is buffered by the capacitor C d , and then
By integrating both sides of (12) with respect to time, the decoupling capacitor voltage v d can be expressed as
wherev d is the dc component. Then, the average current flowing through the capacitor C d is
Subtracting (2) from (4) leads to
i 1 can be positive or negative. If v d is high enough, i d can be always less than i o . Then, i 1 will be always positive and the switch S 3 can be replaced with a diode.
The time domain waveforms of the grid voltage/current, power distribution, voltage v d , and average current i d are shown in Fig. 3 using the parameters in this paper. It can be seen that the low ripple power is buffered by the capacitor C d . Then, C d is charging whenp > 0 and discharging whenp ≤ 0.
B. Controller Design
Two independent control loops are designed to achieve PFC, ripple power decoupling, decoupling capacitor voltage regulation, and output voltage regulation. The adopted control idea is well stated in [25] , [31] , [32] , [34] , [38] , and [39] . So this paper only gives a brief introduction of it.
The first control loop is to control the current i r (grid current i g ) and the control scheme is shown in Fig. 4 . It is completed by controlling the switch S 1 . The phase information of the current reference is obtained by using a digital phase locked loop. In this way, the reference signal is always proportional to the grid voltage, which is to achieve the PFC. The amplitude of current reference is obtained according to the error of the averaged decoupling capacitor voltage [38] , [39] 
where k p1 and k i1 are the proportional term and the integral gain. 
To track i * r , according to (8) , the control output d * 1 is designed as
where k p2 and k i2 are the proportional and integral gains. The second term in (18) is a feed-forward to improve the dynamic response.
The second control loop is for output voltage regulation. The control block is shown inFig. 5. It is achieved by controlling switches S 2 and S 3 . The classical dual-loop control strategy is used. The output voltage error is sent into PI-3 compensator and its output is taken as the inner loop current reference i * 1 . To track i * 1 , according to (9) , the control output d * 2 is designed as
where k p4 and k i4 are the proportional and integral gains. The second term in (19) is a feed-forward. Note that once the output voltage v o and the rectified current i r are well regulated, the ripple power will be fully absorbed by the decoupling capacitor C d . That control idea is called automatic-power-decoupling control in [39] . Its highlight is no extra dedicated power-buffering controller is required. In addition, other controllers, such as the adaptive voltage control [31] and the dual-loop control structure with parallel-connected multiresonant-bank-enhanced voltage loop [38] , can be used to achieve a better control performance with increasing the control complexity.
IV. SELECTION OF COMPONENTS

A. Selection of C d
Considering the limitations 0 ≤ d 1 , d 2 ≤ 1, the following constraint is obtained:
Solving (20) leads to
Then, the lower limit ofv d could be chosen as follows:
Suppose that the permissible maximum voltage on semiconductors and passive components is V max , the upper limit ofv d is similarly obtainedv
To guaranteev d has a solution, according to (22) and (23), the following constraint should be met:
Then, the voltage stress of capacitor C d is Consideringv d being equal to its lower limit, the minimum
In practicev d should be selected with a proper margin to ensure (22) is always satisfied. By adopting the parameters in this paper, the curve of the voltage stress against the capacitor C d is shown in Fig. 6 . As seen, the voltage stress decreases with the increase of the capacitance. Considering the tradeoff between the voltage stress and the capacitance, C d is selected to be 90 μF.
B. Selection of L
Inductor L is selected according to the limit of the switching ripple. Since the switching frequency is much higher than the fundamental frequency, the average current of i r over each switching period is assumed to be constant. Then, the peak-peak switching ripple of the inductor current i r is given as
where f s is the switching frequency. Then, L can be selected by
In addition, L should be much smaller than V/(Iω) to avoid a large phase shift and then degrading the PF.
C. Selection of L 1
Similarly, the peak-peak switching current ripple of the inductor current i 1 can be determined as
The maximum value of the ripple current appears at v dmax . Then, L 1 can be selected according to
From (28) and (30), the voltage v d is expected to be small from the view of reducing the ripple currents and, hence, the size of the inductor.
Another interesting phenomenon is that according to (15) , the current rating of L 1 is not only related to the load power, but also the load current i o and the decoupling capacitor C d . For example, the peak value of i 1 increases with the increase of C d , as shown in Fig. 7 , which is plotted using the parameters in this paper. However, the slope decreases with the increase of C d . That should be paid attention when determining the current rating.
D. Selection of C o
C o is only used to filter high switching harmonics. To reduce its voltage ripple, S 1 is turned ON during the subinterval (1 − d 1 , 1)T s and S 2 is turned ON during the subinterval (0, d 2 )T s in each switching period. Then, the peak-peak switching ripple of v o is determined as (31) shown at the bottom of the next page.
Clearly, the analytic solution of the maximum voltage ripple Δv max is hard to obtain. Then, the numerical analysis is adopted. By using specific parameters in this study, the curve of Δv max against the capacitor C o is shown in Fig. 8 . It can be used to determine the value of C o according to the voltage ripple limit.
E. Semiconductor Device
The threshold voltages across active switches and diodes are evaluated by the related maximum voltage. The averaged current and the square of the rms current over the mains period are evaluated by [40] 
where 
For the switch S 1 and the diode D 1 , they work complementarily. The voltage stress is both (v dmax + v o ). Both of them conduct current i r and the current stresses are derived as For switches S 2 and S 3 , they work complementarily. The voltage stress is both (v dmax + v o ) . Both of them conduct current i 1 and the current stresses are calculated as
Using the parameters in this paper, the voltage and current stresses by calculation and simulation are summarized in Table I . As seen, the theoretical and simulation results are consistent with each other. Table I presents a basis for the selection of the semiconductor devices.
V. SIMULATIONS AND EXPERIMENTAL RESULTS
A. Simulations
In order to verify the correctness of the theoretical analysis before, simulations under ideal conditions are carried out in MATLAB/Simulink environment. The circuit was designed for Fig. 9 shows the steady-state simulation results. As can be observed, the input current i g is sinusoidal and in phase with 
B. Experiments
A prototype was built to verify the feasibility of the proposed circuit topology and control scheme. The control algorithm of the converter is realized by a universal control board which consists of a digital signal processor TMS320F28335 and a field programmable gate array FPGA EP2C8T144C8N. The circuit parameters are the same as those using in the simulation. Considering a proper margin for the overvoltage due to the turn-OFF, the selected insulated-gate bipolar transistors and diodes are IKW50N65H5 (650 V, 50 A) from INFINEON and IXYS DSEP 30-06BR (600 V, 30 A) from IXYS, respectively. Fig. 10 shows the steady-state experimental waveforms with 120 V output voltage. As seen, the experimental results are in good agreement with the simulation results. Fig. 11 shows the experimental waveforms with 70 V output voltage. Good input and output performances are still obtained. The peak-peak value of the decoupling capacitor voltage is reduced to 35 V due to the reduction of ripple power. The percentage of the harmonics versus its dc component is shown in Fig. 12 . It is clear that in both cases the rms of the second harmonic voltage (100 Hz) is small [ratio to the dc component is 3.4% (1.31%) with 120 V (70 V) output voltage]. To realize the same voltage ripple level with large electrolytic capacitors, the required capacitance is 1.1 mF (2.9 mF). Therefore, the reliability and the power density are improved with the proposed circuit. Fig. 13 shows the gate-emitter voltages of switches S 1 and S 2 , inductor current i r , and inductor current i 1 . At the zero crossing of the grid voltage, the duty ratio of switch S 1 is close to one and at the peak value point it is about 0.5. The drive signal of S 1 varies in a wide range to track the grid current reference. The duty ratio of S 2 is always about 0.4, which is helpful to avoid narrow pulse. Fig. 14 shows the dynamic response of the system. In Fig. 14(a) , the load voltage reference is changed from 70 to 120 V suddenly. As seen, the output voltage tracks its reference quickly. And the fluctuation range of v d increases accordingly due to the increased ripple power. Fig. 14(b) shows the opposite transient process. Fig. 15 shows the efficiency and the grid current PF as a function of the load power. The tests have been done with a fixed load resistance and the output voltage varies from 65 to 120 V. For the proposed converter, the peak efficiency can be 93.32% and the PF is above 0.97 within the overall power range. However, the efficiency is lower than that of the classical boost PFC rectifier and the extra power losses are mainly introduced by the output voltage regulation circuit.
C. Comparison
Table II presents a comparison between different PFC converters with power decoupling function. The term of "added semiconductor devices" is a result compared with the classic boost PFC rectifier. It can be found that all the existing methods add extra semiconductor devices and an extra capacitor to buffer the low-frequency ripple power. But the proposed circuit does not cost more compared to most other decoupling circuits. Note that the components used in the proposed circuit are identical to those in [36] . But the proposed method has a wider output voltage. On the other hand, the decoupling capacitor voltage in the proposed circuit is flexible and can be smaller than the peak grid voltage. However, in [32] - [34] , the decoupling capacitor voltage has to be larger than the peak grid voltage. Overall, the proposed decoupling circuit can be competitive by a comprehensive consideration of cost, voltage stress, and the scope of the output voltage.
VI. CONCLUSION
This paper proposed a single-phase PFC rectifier consisting of a PFC circuit and a buck-boost output voltage regulation circuit. Some highlights of the proposed rectifier include: high PF (0.99 at rated load power), wide output voltage range, flexible control due to utilizing two independent control loops, and having no electrolytic capacitors in the power stage (E-cap-less structure). In addition, the ripple power is buffered without a dedicated power-buffering controller. A laboratory prototype was built to verify the effectiveness of the proposed circuit topology. The results indicate that the proposed circuit can be a good candidate for volume-critical and lifetime-critical applications.
